- CPU
- 8-bit turbo 80C52 architecture - 4 cycles/ 1machine cycle - instruction level compatible with Intel 80C52
- 4kB FLASH
- including 1K User EEPROM
- 256B Internal RAM
- Operating Voltage : 1.8~5.5V
- Operating Temperature : -40¡É ~ 85¡É
- Operating Frequency
- Max. 12MHz @ VDD = 3.0V
- Max. Programmable 4(8-DFN) Output Pins
- Push-Pull Control, Open drain, Push-Pull Output - TTL and CMOS compatible logic levels
- Low Voltage Reset (1.6V)
- Low Voltage Detector (2.2V, 2.7V)
- Internal RING OSC with Calibration function
- Max. 12MHz @ VDD = 3.0V - 12MHz @ VDD = 1.8V ~5.0V (±3%) - 32kHz @ VDD = 2.7V (±10%) (Low Power Osc)
- Supporting ISP / IAP / MDS
- 2-channel Touch Sensing(8-DFN)
- Capacitive Type Touch Sensing - Digital Sensing - 16-bit Level Resolution
- Two 16-bit Timer/Counters
- 1-Channel I2C (Slave)
- 8 Interrupt Sources
- Timer0/1, WDT, LVD, I2C0/1, TS - 1 External Source : both edge/level - Two-level interrupt priority
- Power Down Wake-up Sources
- Reset Sources + 1 External interrupt (both lvevls)
- Reset Sources
- On-chip POR (Power-On-Reset) - LVD (Low Voltage Detector) Reset - WDT (Watchdog Timer) Reset
- Power Consumption
- active current : Max 1mA @3.3V, 2MHz - idle current : Max 0.5mA @3.3V, 2MHz - stop current : Max 1uA @3.3V (all clock off)
- E.S.D. Protection Up to
- 6000V/4000V for Touch Sensor Channel Pin - 2000V for normal I/O Pin
- Latch-up Protection Up to ±200mA
- Package
- 8-MLF (3mm X 3mm)
|
| |
|